

Ansenal DJ1 UMA Schematics Document

AMD Danube CPU S1G4

RS880M + SB820M

2010-03-23

REV : X02

DY : Nopop Component

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Cover Page		
Size	Document Number				Rev
Custom	Ansenal DJ1 AMD UMA				X02
Date:	Tuesday, March 23, 2010			Sheet 1 of 90	

Project code : 91.4EK01.001
PCB P/N : 09940
Revision : SC

Ansenal DJ1 AMD UMA Block Diagram




Power Block Diagram

Power Shape

Regulator

LDO

Switch




<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Power Block Diagram	
Size	Document Number	Rev		
Custom	Ansenal DJ1 AMD UMA		X02	
Date:	Tuesday, March 23, 2010	Sheet	3	of 90


SB820M SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



Capture from 45484 Rev. 1.02 AMD SB8xx-Series Southbridge Design Guide

Name	Strap Name	Schematic Note															
LPCCLK0	ECEnableStrap	Embedded Controller (EC) * 0 V - Disabled 3.3 V - Enabled															
EC_PWM3 EC_PWM2	{ROMTYPE_1, ROMTYPE_0 }	<table> <tr> <th>ROMTYPE_1</th><th>ROMTYPE_0</th><th>ROM TYPE</th></tr> <tr> <td>3.3V</td><td>0V</td><td>SPI ROM</td></tr> <tr> <td>3.3V</td><td>3.3V</td><td>Reserved</td></tr> <tr> <td>0V</td><td>0V</td><td>Firmware Hub</td></tr> <tr> <td>* 0V</td><td>3.3V</td><td>LPC ROM (supports both LPC and PMC ROM types)</td></tr> </table>	ROMTYPE_1	ROMTYPE_0	ROM TYPE	3.3V	0V	SPI ROM	3.3V	3.3V	Reserved	0V	0V	Firmware Hub	* 0V	3.3V	LPC ROM (supports both LPC and PMC ROM types)
ROMTYPE_1	ROMTYPE_0	ROM TYPE															
3.3V	0V	SPI ROM															
3.3V	3.3V	Reserved															
0V	0V	Firmware Hub															
* 0V	3.3V	LPC ROM (supports both LPC and PMC ROM types)															
LPCCLK1	CLKGEN	Defines clock generator 0V - External clock mode: Use 100-MHz PCIeR clock as reference clock and generate i nternal clocks only. * 3.3V- Integrated clock mode: Use 25-MHz crystal clock and generate both internal and external clocks															
PCICLK1	BIF_GEN2_ COMPLIANCE_Strap	Set PCIe to Gen II mode 0V- Force PCIe interface at Gen I mode * 3.3V- PCIe interface is at Gen II mode Not Applicable to SB820M but provision for pull-down is required.															
PCICLK2	BootFailTmrEn	Watchdog function * 0V- Disable the boot fail timer function 3.3V- Enable the boot fail timer function															
PCICLK3	DefaultStrapMode	Default Debug Straps * 0V- Disable Debug Straps. 3.3V- Select external Debug Straps															
PCICLK4	CPUClkSel	CPU/NB HT Clock Selection 0V- Reserved. * 3.3V- Required setting for integrated clock mode. This strap is not used if the strap CLKGEN is configured for external clock generator mode.															
AZ_SDOUT	CoreSpeedMode	Slow down core clock for low power platform. * 0V- Performance mode 3.3V- Low Power mode															

NB880M Strapping

Capture from 46113 rs880m_ds_nda_1.03

Name	Strap Function	Schematic Note
DAC_VSYNC	STRAP_DEBUG_BUS_GPIO_ENABLE#	Enables debug bus access through memory I/O pads and GPIOs. 0: Enable * 1: Disable
DAC_HSYNC	SIDE_PORT_EN#	Indicates if memory side-port is available or not 0: Available * 1: Not available
SUS_STAT#	LOAD_EEPROM_STRAPS#	Selects loading of strap values from EEPROM. 0: I2C master can load strap values from EEPROM if connected, or use default values if EEPROM is not connected. Please refer to RS880M's reference schematics for system level implementation details. * 1: Use default values


USB Table

USB	
Pair	Device
0	USB1
1	USB3
2	USB2 (I/O Board)
3	Reserve
4	WLAN
5	Reserve
6	Reserve
7	Reserve
8	Reserve
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	Reserve
13	Reserve

PCIe Routing


LANE0	LAN
LANE1	MiniCard WLAN

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.	
Table of Content			
Size A2	Document Number Ansenal DJ1 AMD UMA	Rev X02	
Date: Friday, March 28, 2010	Sheet 6	of	90

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Clock Generator ICS9LPRS480

Size

Custom

Document Number

Ansenal DJ1 AMD UMA

Rev

X02

Date:


Tuesday, March 23, 2010

Sheet

7

of

90



SKT-BGA638H176
1'nd 62.10055.111
2'nd 62.10055.171

4.7UF*4
0.22UF*4
1000PF*4
180PF*4

Place near to CPU

0.9V(1.25A) for VDDR
0.9V--DDR1066
1.05V--DDR1333 (1.75A)


CLOSE TO CPU

<Core Design>




Title			CPU DDR(2/4)		
Size	Document Number		Rev	X02	
Custom	Ansenal DJ1 AMD UMA				
Date:	Thursday, March 25, 2010	Sheet	9	of 90	


LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.



HDT Connectors




<div> <div>  <div> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div> </div> </div>			
<div> <div>Title</div> <div>CPU_Control&DJ1_AMD UMA (3/4)</div> </div>			
<div> <div>Size</div> <div>Custom</div> </div>	<div> <div>Document Number</div> <div>Ansenal DJ1_AMD UMA</div> </div>		<div> <div>Rev</div> <div>X02</div> </div>
<div> <div>Date:</div> <div>Thursday, March 25, 2010</div> </div>		<div> <div>Sheet</div> <div>10 of 90</div> </div>	




SSID = N.B

RS880M : 71.RS880.M05



Place < 1000mils from pin C23 and A24

Place < 1000mils from pin B25 and B24



A-LINK

A-LINK

Place < 1000mils from pin C8 and AB8

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **AMD-RS880M HT LINK&PCIe(1/4)**



Size: Custom Document Number: **Ansenal DJ1 AMD UMA** Rev: **X02**

Date: Tuesday, March 23, 2010 Sheet: 12 of 90



RS880M : 71.RS880.M05



Layout Note
Trace at least 15 mil



```
ALLOW_LDTSTOP:
  1 = LDTSTOP# can be asserted
  0 = LDTSTOP# has to be de-asserted
```



STRAP_DEBUG_BUS_GPIO_ENABLE# (RS880M use VGA_VSYNC)

Enables debug bus access through memory I/O pads and GPIOs.

```
*1 : Disable
0 : Enable
```

SIDE_PORT_EN# (RS880M use VGA_HSYNC)








```
*1 = Memory Side port Not available
0 = Memory Side port available
```

LOAD_EEPROM_STRAPS#(RS880M use SUS_STAT#)

Selects Loading of STRAPS From EEPROM

```
*1 : use Default Values
0 : I2C Master can load strap values from EEPROM if connected,
    or use default values if not connected
```

*DEFAULT



<Core Design>



Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	AMD-RS880M_LVDS&CRT_(2/4)
-------	--------------------------------------

Size	Document Number	Rev
Custom	Ansenal D-I1 AMD UMA	X02

Date: Tuesday, March 23, 2010 Sheet 13 of 90

SSID = N.B



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title AMD-RS880M_SidePort_(3/4)		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
Date: Tuesday, March 23, 2010	Sheet 14	of 90



Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
Date: Tuesday, March 23, 2010	Sheet 15 of 90	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 16 of 90
-------------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Ansenal DJ1 AMD UMA


Date: Tuesday, March 23, 2010

Sheet 17 of 90


Rev

X02


Reserved








USB	
Pair	Device
0	USB1
1	USB3
2	USB2 (I/O Board)
3	RESERVED
4	WLAN
5	RESERVED
6	RESERVED
7	RESERVED
8	RESERVED
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	RESERVED
13	RESERVED



<Core Design>







GPIOD[150:128] are open drain GPIO pins
where as GPO160 is an open drain GPO pin.
These pins are not programmed to GPIO mode by default.


If use as GPIO, need to pull up to 1.8V_RUN

suggest not use HW monitor






REQUIRED STRAPS



DEBUG STRAPS



REQUIRED SYSTEM STRAPS

USE this pin to determine INT/EXT CLK

	AZ_SDOUT#	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCLK_FWH (PCI_CLK4)	PCLK_KBC (LPCCLK0)	LPCCLK1	SB_GPO200 , SB_GPO199 ROM TYPE:
PULL HIGH	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC	DEFAULT CLKGEN ENABLED (Use Internal)	H, H = Reserved H, L = SPI ROM
PULL LOW	PERFORMANCE MODE DEFAULT	Force PCIE GEN1	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)	L, H = LPC ROM L, L = FWH ROM


Not Applicable to SB820M but provision for pull-down is required.

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VCC CORE)

Size

Document Number

Rev

Ansenal DJ1 AMD UMA

X02

Date: Tuesday, March 23, 2010

Sheet 25 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


CPU (VCC GFXCORE)

Size	Document Number	Rev
	Ansenal DJ1 AMD UMA	X02

Date: Tuesday, March 23, 2010	Sheet 26 of 90
-------------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size

Document Number

Rev

Ansenal DJ1 AMD UMA


X02

Date: Tuesday, March 23, 2010

Sheet 27 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 28 of 90
-------------------------------	----------------

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 29 of 90
-------------------------------	----------------



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------


Date: Tuesday, March 23, 2010	Sheet 31 of 90
-------------------------------	----------------

SSID = SDIO



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 33 of 90
-------------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 34 of 90
-------------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 35 of 90
-------------------------------	----------------

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 36 of 90
-------------------------------	----------------



(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 38 of 90
-------------------------------	----------------



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 40 of 90
-------------------------------	----------------

SSID = Reset.Suspend




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **Power On Logic**

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
Date: Tuesday, March 23, 2010	Sheet 41 of 90	

SSID = Reset.Suspend




Run Power




Peak current: 6257.3mA (HD:1100 ODD:2500)
Design current: 4380.11 mA
11.6A
Rds=14m ohm

Peak current: 5966mA
Design current: 4177 mA
11.6A
Rds=14m ohm



Peak current: 1230mA
Design current: 861 mA
11.6A
Rds=14m ohm




<Core Design>

DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Power Plane Enable			
Size Custom	Document Number Ansenal DJ1 AMD UMA	Rev X02	
Date: Tuesday, March 23, 2010	Sheet 42	of 90	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Ansenal DJ1 AMD UMA

Date: Tuesday, March 23, 2010

Sheet 43 of 90


Rev

X02

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 44 of 90
-------------------------------	----------------

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 45 of 90
-------------------------------	----------------




RT8205B(74.08208.A731):		Operating Mode		GND	
TONSEL	CH1	CH2	VRBG3 or VRBG5	VREF(2V)	
GND	200kHz	265kHz	OOA Auto Skip	Auto Skip	PWM only
VREF	245kHz	305kHz			
VRBG3	300kHz	375kHz			
VRBG5	365kHz	460kHz			

RT8205B(74.08205.B731):		Operating Mode		GND	
TONSEL	CH1	CH2	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit
GND	200kHz	250kHz			
VREF	300kHz	375kHz			
VRBG3	365kHz	460kHz			
VRBG5	365kHz	460kHz			

TPS51125	74.51125.073
RT8205BQGW	74.08205.B73


ISL6265HRTZ-T for +VCC_CORE&+VDDNB



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.36uH PCMC104T-R36MN1R05J CYNTEC DCR 1.05(+5%~-5%)mohm
 Isat =60Arms 68.R3610.20C
 O/P cap: 330U 2V EEF5X0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
 H/S: SIS406DN/ POWERPAK-8/ 11.5mOhm/14.5mOhm @4.5Vgs/ 84.00406.037
 L/S: SIS402DN/ POWERPAK-8/ 6.4mOhm/8mohm@4.5Vgs/ 84.00402.037

SSID = PWR.Plane.Regulator_+1.1V_RUN

RT9025 for +1.1V_ALW



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			RT9025_+1.1VALW	
Size	Document Number	Rev		
A3	Ansenal DJ1 AMD UMA	X02		
Date:	Tuesday, March 23, 2010	Sheet	48	of 90

SSID = PWR.Plane.Regulator 1p5v0p75v

WWW.AliSaler.Com





Design Current = 0.7A





State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UHPMCM104T-1R5MN DCR:3.8/4.2mohm Isat =33Arms Cyntec/ 68.1R510.10J
O/P cap: 220U 2V EEFCXD221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
H/S: PDS8880 9.6mohm/12mOhm@4.5Vgs/ 84.08880.037
L/S: PDS6676AS 5.9mohm/7.25mOhm@4.5Vgs/ 84.06676.A37



Design Current = 9.44A
12.7A<OCP< 14.2A



Close to VFB Pin (pin5)

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichang,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8207GQW +1.5V SUS**

Size: Custom Document Number: **Ansenal DJ1 AMD UMA** Rev: **X02**

Date: Tuesday, March 23, 2010 Sheet: 49 of 90

*DEFAULT



$$V_{out} = 0.75V * (R1 + R2) / R2$$




I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UHPMCI04T-1R5MN DCR:3.8/4.2mohm Isat =33Arms Cyntec/ 68.1R510.10
O/P cap: 330U 2.5V PS1V0E337M(15) 15mOhm 2.88Arms NEC_TOKIN/ 77.C3371.10L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SIr460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
RT8209 +1.1V RUN			
Size	Document Number	Rev	
A3	Ansenal DJ1 AMD UMA		X02
Date:	Friday, March 26, 2010	Sheet 50 of	90

RT9025 for +VDDR



VDDR_SEL	+CPU_VDDR
H	1.05V
L	0.9V

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

No.	Title	Date	Remarks
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37	...		

RT9025 +VDDR

Size
A3


Document Number	
-----------------	--

Ansenal DJ1 AMD UMARev
X02

Date: Tuesday, March 23, 2010

Sheet 51 of 90


APL5930 for +1.8V_RUN



<Core Design>

SSID = PWR.Plane.Regulator_2p5v

RT9013-25PB for +2.5V_RUN



WWW.AliSaler.Com


<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title VREG : +CPU_VDDR&+2.5V_RUN		
Size Custom	Document Number Ansenal DJ1 AMD UMA	Rev X02
Date: Tuesday, March 23, 2010	Sheet 53	of 90

LVDS CONNECTOR




20.F1093.040
20.F1289.040


CAMERA Power



INVERTER POWER



LCD POWER











<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>LCD/Inverter Connector</i>			
Size A3	Document Number Anselan DJ1 AMD UMA		Rev X02
Date:	Tuesday, March 23, 2010	Sheet 54 of 90	

SSID = VIDEO

Layout Note:


- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 56 of 90
-------------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

HDMI (Reserved)


Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 57 of 90
-------------------------------	----------------

Fan Connector




SATA HDD Connector



22.10300.961


ODD Connector




22.10300.811
22.10300.421
22.10300.471

SSID = AUDIO


Speaker Connector




LINE1 OUT



MIC IN



Internal Microphone



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Audio Jack	
Size	Document Number	Rev		
A3	Ansenal DJ1 AMD UMA	X02		
Date:	Tuesday, March 23, 2010	Sheet	60	of 90

WWW.AliSaler.Com

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------


Date: Tuesday, March 23, 2010	Sheet 61 of 90
-------------------------------	----------------

SSID = RBATT




SSID = USB





IO Board USB Power






Right USB Power



X01




22.10254.451
22.10321.A21



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD

Size
A3

Document Number
Ansenal DJ1 AMD UMA


Rev
X02

Date: Tuesday, March 23, 2010

Sheet 64 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved


Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 65 of 90
-------------------------------	----------------


Battery LED



BREATHE PWR LED (Front)



HDD LED



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LED	
Size	Document Number	Rev		
A3	Ansenal DJ1 AMD UMA	X02		
Date:	Tuesday, March 23, 2010	Sheet	66	of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved


Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------


Date: Tuesday, March 23, 2010	Sheet 67 of 90
-------------------------------	----------------

Internal KeyBoard Connector




TouchPad Connector






<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Hall Sensor			
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02	
Date: Tuesday, March 23, 2010	Sheet 69	of 90	





SD/XD/MS Card Reader

SSID = SDIO



0826



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size A3 Document Number

Ansenal DJ1 AMD UMA


Rev

X02

Date: Thursday, March 25, 2010 Sheet 71 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


RESERVED

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 72 of 90
-------------------------------	----------------


SSID = User.Interface

Bluetooth Module conn.



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 74 of 90
-------------------------------	----------------

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 75 of 90
-------------------------------	----------------




<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title IO Board Connector			
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02	
Date: Tuesday, March 23, 2010	Sheet 76	of 90	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 77 of 90
-------------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 78 of 90
-------------------------------	----------------



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Tapei Hsien 221, Taiwan, R.O.C.

Ansenal DJ1 AMD UMA

Date: Thursday, March 25, 2010


ST

of

90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA PCIE(1/4)

Size

Document Number

Rev

A3

Ansenal DJ1 AMD UMA


X02

Date: Tuesday, March 23, 2010

Sheet 80 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA LVDS/TV/CRT(2/4)

Size

A3

Document Number

Ansenal DJ1 AMD UMA

Rev


X02

Date: Tuesday, March 23, 2010

Sheet 81 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA POWER/GND(3/4)

Size

Document Number

Rev

A3

Ansenal DJ1 AMD UMA


X02

Date: Tuesday, March 23, 2010

Sheet 82 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA MEMORY/STRAPS(4/4)

Size	Document Number	Rev
A3	Ansenal DJ1 AMD UMA	X02
Date: Tuesday, March 23, 2010	Sheet 83 of 90	


WWW.AliSaler.Com

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU-VRAM (1/2)			
Size A3	Document Number Ansenal DJ1 AMD UMA		Rev X02
Date: Tuesday, March 23, 2010	Sheet	84	of 90

WWW.AliSaler.Com

 <div style="margin-left: 20px;"> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div>	
Title	
GPU-VRAM (1/2)	
Size	Document Number
A3	Anselan DJ1 AMD UMA
Date:	Tuesday, March 23, 2010
Sheet	84 of 90
Rev	X02

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

GPU-VRAM (1/2)


Size	Document Number	Rev
------	-----------------	-----

Document Number	Rev
Ansenal DJ1 AMD UMA	X02

Date: Tuesday, March 23, 2010	Sheet 84 of 90
-------------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


GPU-VRAM (2/2)

Size	Document Number	Rev
A3	Ansenal DJ1 AMD UMA	X02

Date: Tuesday, March 23, 2010	Sheet 85 of 90
-------------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


TPS51117 +VCC GFXCORE

Size	Document Number	Rev
A3	Ansenal DJ1 AMD UMA	X02

Date: Tuesday, March 23, 2010	Sheet 86 of 90
-------------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


APL5930 +1.1V RUN

Size	Document Number	Rev
A3	Ansenal DJ1 AMD UMA	X02

Date: Tuesday, March 23, 2010	Sheet 87 of 90
-------------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
------------	---	-------------------

Date: Tuesday, March 23, 2010	Sheet 88 of 90
-------------------------------	----------------

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
	X01	1	10	change RN1006 pull-up power plane from +1.5V_RUN to +1.5V_SUS	avoid leakage in S3	EE
		2	20	RN2002 replace to 22R	NB_REFCLK votlage level too high	EE
		3	20	R2009 move to PCI_CLK3, change DF1 clk from PCLK_FWH to PCI_CLK3	PCLK_FWH in internal CLKGEN only support 14MHz DF1 clk need 33MHz	EE
		4	37	pop R3729 & depop R3733	MB version ID	EE
		5	37	reserve U3703, pop R6207 and depop R6201	avioding SPI ROM data loss	EE
		6	46	pop PR4619 & depop PR4618	modify operating mode for+15V_ALW voltage	EE
		7	37,10	add Q1005, pop R1039 and R1040	CPU PROCHOT connect from EC through a level shift allow EC to force CPU enter HTC state when power budge over the limit in DOS mode.	EE
		8	42	C4201, C4203 to 100pF	For power sequence	EE
		9	20	C2011, C2012 to 18pF	vendor measure feedback value	EE
		10	48	Add PR4812 PU +3.3V_ALW	For +1.1V_ALW rising issue	EE
		11	18	Change TC1801 to 330uF, 2V tolerance.	Implement common part for 1.5V power rail.	EE
		12	13 10	remove R1329,R1330 and add RN1302 remove R1323,R1324 and add RN1303 remove RN1007 and change RN1003 to 1K8P	Combine resistor	EE
		13	55 60 63 68 73	arrange CRT conn. AFTP arrange SPKR, MIC, JACK conn. AFTP arrange USB conn. AFTP arrange KB, TP conn. AFTP arrange BT conn. AFTP	Sink with DJ1 CP	EE
		14	20	R2020 to RN2009	For SIV report LPC_LAD bus rising time fail	EE
		15	37	Add C3724, R3757	To set accurate current in EC.	EE
		16	10	Reserve R1041 for CPU_R_LDT_PWRGD	reseve POWOK level for 6265 IC	EE
		17	47	PR4732 and PR4750 to small size	power team request	power
		18	20	Del D2001	solve PLTRST# signal rising time too slow	EE
		19	41	Dummy D4103 and exchange IMVP and VDDC_PWRGD signal	For SB_PWRGD shutdown drop	EE
		20	47	Reserve PC4739, PC4740, PC4741,PC4742	Reserve for FB noise	EE
		21	79	Reserve EC7941	EMI request	EMI
		22	21	Reserve C2105	Reserve for SIO_RCIN# noise	EE
		23	47	PR4727 from 10ohm to 0 ohm	power team request	power
		24	64	DEL R6302,R6303, add EL6301 DEL R6304,R6305, add EL6302	EMI request	

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size	Document Number	Rev	
Custom	Ansenal DJ1 AMD UMA	X02	
Date: Tuesday, March 23, 2010	Sheet 89	of 90	

<Core Design>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Change History</i>			
Size	Document Number	Rev	
Custom	Ansenal DJ1 AMD UMA	X02	
Date:	Friday, March 26, 2010	Sheet	90 of 90